Delay Characterization of Combinational Modules1

نویسندگان

  • Yuji Kukimoto
  • Robert K. Brayton
چکیده

We address three related issues on timing characterization of combinational modules. We first introduce a new notion called timing safe-replaceability as a way of comparing the timing characteristics of two combinational modules formally. This notion allows us to determine whether a new module is a safe replacement of an original module in terms of timing under any surrounding environment. Second, we consider false path detection of combinational modules. Although false path detection is essential to accurate delay modeling, we argue that the conventional definition of false paths is not appropriate for defining the falsity of a path for a combinationalmodule since the falsity is relative to an arrival time condition. We introduce a new definition of false paths to resolve this issue. Finally, we propose a new algorithm that removes these false paths from a combinational module by a circuit transformation. We prove that the resulting circuit is a timing safe-replacement of the original.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Delay Characterization of Combinational Modules by Functional Arrival Time Analysis

A combinational module is a combinational circuit that can be used under any arrival time condition. In 8] we showed that exact false-path-aware delay characterization of a com-binational module can be reduced to functional required time analysis 6] of the module. This reduction makes it possible to detect false paths of a combinational module without assuming any speciic arrival time condition...

متن کامل

A New E cient Approach to Statistical Delay Modeling of CMOS Digital Combinational Circuits

This paper presents one of the rst attempts to statistically characterize signal delays of basic CMOS digital combinational circuits using the transistor level approach. Hybrid analytical/iterative delay expressions in terms of the transistor geometries and technological process variations are created for basic building blocks. Local delays of blocks along speci c signal paths are combined toge...

متن کامل

Analyzing and improving delay defect tolerance in pipelined combinational circuits

In this paper, we consider the problems of identiication of delay-fault-sensitive components in a pipelined combinational circuit, and of circuit modiication to improve the circuit's tolerance of delay faults. The results assume purely combinational logic, and xed gate delays calculated under oating delay mode.

متن کامل

Diagnosing Delay Faults in Combinational Circuits under the Ambiguous Delay Model

In our previous paper [9] we presented a pathtracing method of multiple gate delay fault diagnosis in combinational circuits. In this paper, we propose an improved method that uses the ambiguous delay model. This delay model makes provision for parameter variations in the manufacturing process of ICs. For the effectiveness of the current method, we propose a timed 8-valued simulation and some n...

متن کامل

Probabilistic Methods for Combinational Circuits

The probabilistic methods for power estimation in combinational circuits are classified in two categories according to the adopted gate-delay model. The zero and real gate-delay power estimation methods. Under zero delay model, assuming spatiotemporal independence among the circuit signals, the switching activity, E(sw), of a circuit node, x, is given by ) 1 ( 2 2 ) ( 1 1 0 1 x x x x p p p p sw...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1998